[ad_1]
On Thursday, multinational semiconductor producer TSMC introduced up to date roadmaps for its 3nm and 2nm chip course of applied sciences on the 2023 North American Know-how Symposium. The 3nm collection consists of 4 variations: the fundamental N3, the cost-optimized N3E, the performance-enhanced N3P, and the high-voltage tolerant N3X. TSMC claims that in comparison with the 3nm chip know-how (N3 collection), the velocity of the 2nm chip will enhance by 15% utilizing the identical energy consumption, and that energy consumption will likely be lowered by 30% when used on the similar velocity. The corporate plans to begin mass manufacturing of the superior 2nm chip in 2025, whereas the N3 collection is anticipated to debut between the second half of 2023 and early 2025. The N3E will likely be launched within the second half of 2023, whereas the N3P and N3X are set to debut within the second half of 2024 and 2025, respectively. [IThome, in Chinese]
Associated
[ad_2]
Source link
